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Abstract— This paper highlights the influence of the main 
feedback DAC non-idealities affecting the performance of 
Continuous-Time Delta-Sigma Modulators (CTDSMs) in radio 
receiver Internet-of-Things (IoT) applications. It proposes the 
combination of the Return-To-Zero (RTZ) DAC pulse and Finite-
Impulse-Response (FIR) DAC to have inherent Inter-Symbol-
Interference immunity and reduced clock jitter sensitivity, which 
is crucial to meet the strict linearity and Signal-To-Noise-
Distortion-Ratio (SNDR) requirements for integrated IoT radio 
receivers. The proposed design is validated through MATLAB® 
Simulink® simulations, showing that a 4th order single-bit 
CTDSM with RTZ + FIR DAC can achieve an SNDR performance 
only 3dB below the ideal even in the presence of 𝟒. 𝟐 𝒑𝒔 𝒓𝒎𝒔 of 
clock jitter at 𝟐𝟒 𝑴𝑯𝒛 sampling frequency in a 𝟐𝟓𝟎 𝒌𝑯𝒛 signal 
bandwidth. 
Keywords— Analog-to-Digital Conversion (ADC), CTDSM, 
radio receiver, return-to-zero finite impulse response (RTZ FIR) 
DAC, clock jitter, Excess Loop Delay (ELD), ISI, compensation 
I.  INTRODUCTION  
 
Continuous-Time Delta Sigma Modulators (CTDSM) have 
become the preferred Analog-to-Digital Converter (ADC) 
solution in many modern integrated radio receivers [1]. The 
implicit anti-aliasing filtering and oversampled benefits of 
CTDSMs allow relaxed front-end filtering requirements, 
making them popular in radio receiver architectures [2]. In 
addition to that, the lower power consumption and high silicon 
area efficiency of CTDSMs, compared to other solutions like 
Discrete-Time SDM, make them a good solution for Internet-
of-Things (IoT) radio-based applications, where high 
performance at low power is a must.    
The performance of the main feedback DAC in CTDSMs 
can be a limiting factor in the overall modulator’s accuracy, 
since any error introduced by this block appears directly at the 
output [3]. In multi-bit CTDSMs the DAC mismatch greatly 
limits the linearity of the overall modulator [4]. On the other 
hand, CTDSMs with single-bit feedback DAC are inherently 
linear and more area efficient compared to multi-bit solutions, 
but they require higher order loop-filters and oversampling 
ratios (OSR) to achieve similar performance [5],[6] .  
The non-ideal turn on/off times of DAC pulses in CTDSMs 
produce the so called Inter-Symbol-Interference (ISI), which 
affects the DAC linearity even in single-bit modulators [7]. 
Previous works have shown that employing a Return-To-Zero 
(RTZ) feedback DAC pulse, the ISI issue can be mitigated at 
the expense of increased clock jitter sensitivity [8]. On the other 
hand, the Finite-Impulse-Response (FIR) DAC technique has 
been introduced to reduce the clock jitter sensitivity in 
CTDSMs with a Non-Return-To-Zero DAC [9].  
This work combines the lower ISI sensitivity of the RTZ 
DAC with the lower jitter sensitivity of the FIR DAC to produce 
a CTDSM suitable for radio receiver IoT applications, where a 
low jitter source is normally not available due to power 
consumption constraints [10]. The presented approach uses a 
similar design methodology to that shown for CTDSMs with 
NRZ DAC in [9], but applied to a RTZ DAC pulse.      
The paper is structured as follows: Section II discusses the 
issue of ISI and clock jitter and theirs effect on single-bit 
CTDSM with RTZ feedback DAC. Section III presents a 
solution to mitigate the impact of jitter in a RTZ DAC using 
FIR filtering. Section IV presents MATLAB simulation results, 
and Section VI gives the conclusions.  
II. FEEDBACK DAC NON-IDEALITIES IN CTDSM ADCS 
 
     In CTDSMs any deviation from the ideal DAC pulse 
severely affects the performance of the modulator, since the 
waveform is continuously integrated at the front end of the 
modulator. ISI interference and clock jitter are the two main 
limiting factors in the adequate representation of square-shaped 
DAC waveforms, and the fundamental causes of performance 
degradation in single bit CTDSM architectures [11]. 
 
A. Inter-symbol Interference 
 
   ISI can be thought of as a dependence of the modulator 
feedback energy content on an output bit stream pattern [8]. Fig. 
1 shows two output data patterns for NRZ and RTZ DAC 
pulses. Due to the non-zero rising and falling times, it can be 
seen that the amount of feedback quantity (assumed to be 
charge) being integrated in a CTDSM depends on the output 
data sequence when using a NRZ DAC, this leads to harmonic 
distortion [7] and performance degradation of the ADC. The 
effect of DAC waveform imbalances can be removed by using 
a RTZ DAC pulse, since both rising and falling edges occur 
within one clock cycle. Fig. 2, illustrates the output spectrum of 
a 4th order single-bit CTDSM under the presence of ISI, for a 
NRZ and a RTZ DAC pulses, where it is clear the superior 
performance of the RTZ DAC 
 
B. Clock Jitter 
 
Clock jitter is a random timing deviation of a clock signal 
edge from the ideal clock edge. In CTDSMs clock jitter 
      
introduces random variations in the amount of feedback charge 
per clock period [12]. Thus, the ability of the CTDSM to 
tolerate timing jitter depends on the type of DAC pulse used in 
the feedback path. To ease the analysis, the clock jitter is 
assumed to follow a Gaussian distribution, thus allowing us to 
model the jitter as an uncorrelated additive white noise on the 
DAC pulse edges as described in [11] and illustrated in Fig. 3. 
The clock jitter effect over a 4th order single-bit CTDSM with a 
RTZ DAC pulse is also depicted in Fig. 4, where it can be seen 
that even a small σjitter of  0.01% Ts can lower the SNDR by 
about 11dB.  
Fig.1: Inter-symbol interference on the feedback DAC waveform 
 
 
 
Fig.2: PSD of the 4th order single-bit CTDSM modulators with NRZ and 
RTZ feedback DACs under the influence of ISI—the same architecture is 
used in both cases 
 
Fig.3: Clock jitter error on the RTZ feedback DAC. 
 
Fig. 4: Simulated PSD for the 4th order CTDSM under clock jitter 
influence (fs =24 MHz & input amplitude= 0.35 V) 
 
III. CLOCK JITTER ALLEVIATION THROUGH RTZ FIR DAC 
 
The targeted application of this work is for IoT radio receivers, 
where both high DR and excellent linearity are required to allow 
the detection of small desired signals in presence of large 
blockers [13]. For this reason a single-bit CTDSM with RTZ 
feedback DAC architecture has been adopted, in order to mitigate 
ISI. The targeted radio receiver uses a 24 𝑀𝐻𝑧 clock as low cost 
crystal oscillators are available at 24MHz. This means that for a 
signal bandwidth of 250 𝑘𝐻𝑧, the OSR is restricted to a value 
of 48. Thus, in order to achieve an 86 dB SNR the loop-filter is 
chosen to be of the 4th order in the feed forward configuration, as 
it is illustrated in the proposed architecture of Fig. 5. The ideal 
modulator produces a SNR of 92.6dB which drops by about 11 
dB in the presence of clock jitter with σjitter = 4.2 ps. (0.01% Ts) 
In order to reduce RTZ DAC clock jitter sensitivity, we have 
incorporated an FIR filter in the feedback path, which is also 
illustrated in the proposed topology of Fig.5. Adding this FIR 
filter to the feedback DAC attenuates the high-frequency content 
of the clock jitter before it is feedback to the input of the 
modulator, reducing its negative impact in the modulator’s 
accuracy. On the other hand, the FIR filter introduces an 
additional delay in the feedback path, which compromises the 
stability of the overall modulator. This additional delay is 
compensated via a compensation filter Fc around the quantizer as 
depicted on the right side of Fig.5. This allows the modified loop 
filter with FIR RTZ DAC impulse response to match the original 
loop filter impulse response. 
The synthesis of the modified CTDSM feedforward 
coefficients denoted by 𝑐𝑚1 … 𝑐𝑚4 that will restore the original 
CTDSM loop filter impulse response is achieved using the 
method of moments described in [14]. Considering again Fig. 
5, the loop filter pulse output can be expressed as: 
 
𝑌(𝑡) = 𝑐4𝑥4 + 𝑐3𝑥3 + 𝑐2𝑥2 + 𝑐1𝑥1 .   (1) 
 
By incorporating the FIR DAC into the loop the individual 
modulator loop paths 𝑥1 … 𝑥4  will be modified and the resulting 
loop filter pulse output is modified to: 
 
𝑌𝑚(𝑡) = 𝑐𝑚4𝑥𝑚4 + 𝑐𝑥𝑚3 + 𝑐𝑚2𝑥𝑚2 + 𝑐𝑚1𝑥𝑚1 .   (2) 
 
      
By using the method of moments of [14] and [5], the pulse 
response of the 
1
𝑆𝑁
 integrating path denoted by 𝑥𝑁(𝑡) is given 
by: 
𝑥𝑁(𝑡) =
𝑡𝑁−1
(𝑁 − 1)!
 𝜇𝑙(𝑡) ∗ 𝑝(𝑡) 
=
1
(𝑁 − 1)!
∫ 𝑝(𝜏)(𝑡 − 𝜏)𝑑𝜏
𝑡
0
 
 
(3) 
where p(t) is the total area of the DAC pulse response (ideally 
equal to 1 after one sample period) and 𝑢𝑙(𝑡) is 𝑙
𝑡ℎ moment of 
the DAC pulse 𝜇𝑙 = ∫ 𝜏
𝑙𝑝(𝜏)𝑑𝜏
𝑡
0
 with  p(t)=1 and 0 ≤ 𝑡 ≤ 𝑇𝑠. 
 
Substituting the moments of the RTZ DAC pulse into equation 
(3) and after simplification the original 4th order CTDSM loop 
filter’s individual path pulse responses are: 
𝑥4(𝑡) =
1
6
𝜇0𝑡
3 −
1
2
𝜇1𝑡
2 +
1
2
𝜇2𝑡
1 −
1
6
𝜇3 
𝑥3(𝑡) =
1
2
𝜇0𝑡
2 − 𝜇1𝑡 +
1
2
𝜇2 
𝑥2(𝑡) = 𝜇0𝑡 − 𝜇1 
𝑥1(𝑡) = 𝜇0 
 
 
(4) 
 
A similar method is used to derive the individual path response 
(𝑥𝑚1 … 𝑥𝑚4) of the modified CTDSM with a 4-tap FIR filter. 
The amplitude of 𝑦1(𝑡) with RTZ DAC will be reduced from 2 
to 2/(𝑁𝑢𝑚𝑏𝑒𝑟 𝑜𝑓 𝐹𝐼𝑅 𝑡𝑎𝑝𝑠). Thus, the FIR RTZ DAC can 
now be interpreted as a pulse amplitude 𝑝(𝑡) = 0.5 from 0 ≤
𝑡 ≤ 2𝑇𝑠 as illustrated in Fig.5 (blue). The 𝑙
𝑡ℎ moment of this 
DAC pulse is given by 𝜇𝑚𝑙 = ∫ 𝜏
𝑙(0.5)𝑑𝜏
𝑡
0
 and, after 
substitution into (3), it can be shown that the modified CTDSM 
pulse responses of the loop filter paths are given by: 
 
𝑥𝑚4(𝑡) =
1
6
𝜇𝑚0𝑡
3 −
1
2
𝜇𝑚1𝑡
2 +
1
2
𝜇𝑚2𝑡
1 −
1
6
𝜇𝑚3 
𝑥𝑚3(𝑡) =
1
2
𝜇𝑚0𝑡
2 − 𝜇𝑚1𝑡 +
1
2
𝜇𝑚2 
𝑥𝑚2(𝑡) = 𝜇𝑚0𝑡 − 𝜇𝑚1 
𝑥𝑚1(𝑡) = 𝜇𝑚0 
 
 
 
(5) 
 
 
 
Fig. 7: Simulated PSD with clock jitter, assumed white (σjitter = 0.01% Ts and 
fs= 24MHz). The jitter free spectrum is shown in blue. The CTDSM power 
spectral densities with 4 taps FIR filter in feedback paths is illustrate in green.  
 
 
 
Fig. 5: 4th Order CTDSM Architecture Overview. The original modulator with an RTZ DAC loop filter pulse response is referred to as 𝑦(𝑡) and the proposed 
CTDSM i.e. with the   FIR RTZ DAC loop response is denoted by 𝑦𝑚(𝑡) 
Fig. 6: Illustration of the 4th order CTDSM loop filter response with RTZ 
DAC (red), the modified CTDSM with a 4 taps FIR RTZ DAC and the 
responses of the Fc compensation filter. 
Fig. 8: Comparison of the modulator SNR under clock jitter influence with a 
4-tap and 8-tap FIR RTZ DAC. 
      
As shown in Fig.6 the loop filter pulse response of the original 
CTDSM (blue curve) will be identical to that of the proposed 
loop filter pulse response with a 4-tap FIR 
 
The new re-scaled loop filter feed-forward coefficients that will 
enable the loop filters described by equations (1) and (2) to 
align after 𝑡𝑑𝑒𝑙𝑎𝑦 = number-of-filter-taps, are as follows: 
 
For y(𝑡) =  𝑦𝑚(𝑡) and 𝜇𝑚0 = 𝜇0 = 1 : 
𝑐m4 = 𝑐4,   𝑐𝑚3 =  𝑐3 + (𝜇𝑚1 −  𝜇1)𝑐4 
𝑐𝑚2 =  𝑐2 + (𝜇𝑚1 −  𝜇1)(𝑐3 + 𝑐4𝜇𝑚1) −
𝑐4
2
(𝜇𝑚2 −  𝜇2) 
𝑐𝑚1 =  𝑐1 −   𝑐2𝜇1 +
𝑐3𝜇2
2
− 
𝑐4𝜇3
6
+  𝑐𝑚2𝜇𝑚1 +  
𝑐𝑚4𝜇𝑚3
6
 
−
𝑐𝑚3𝜇𝑚2
2
 
 
Thus, the Fc  compensation filter coefficients can be found as 
the difference between the original loop filter response (blue) 
and the modified CTDSM pulse response (red) shown in Fig. 6.  
Although not included in the previous coefficient derivations, 
the NRZ DAC can tolerate Excess-Loop-Delay (ELD) up-to 
0.5Ts without any extra step in the coefficient derivation [4].  
 
IV.  SIMULATION RESULTS 
 
The proposed 4th order single-bit CTDSM with a 4-tap FIR 
RTZ DAC was simulated in the MATLAB® Simulink® 
environment. With a sampling frequency of 24 MHz over a 
signal bandwidth of 250 kHz, and including a clock jitter error 
sequence of 4.2 ps rms the designed CTDSM achieves a 
maximum SNDR of 89.2 dB, which is illustrated in Fig. 7. This 
plot validates the reduced jitter sensitivity of the proposed 4th 
order CTDSM with RTZ + FIR DAC, and shows its improved 
robustness in presence of clock jitter. Moreover, it is apparent 
that increasing the number of filter taps results in improved 
immunity to clock jitter effects. This is illustrated in Fig. 8, 
where a clock jitter parametric analysis for 4-tap and 8-tap FIR 
DAC filtering was carried out. It is clear that an 8-tap filtering 
outperforms the 4-tap one by about 3 dB at σjitter = 4.2 ps, but it 
comes at the expense of an increased hardware complexity in 
both the FIR filter and the Fc filter, leading to increased power 
consumption, silicon area and loop-filter stability concerns. 
Therefore, a 4-tap FIR RTZ DAC represents a better trade-off 
to achieve a low area and cost-efficient design. Finally, it is 
worth mentioning that to achieve similar SNDR performance 
without the proposed FIR RTZ DAC method, a clock source of 
0.5𝑝𝑠, 𝑟𝑚𝑠 clock jitter would have been required, which is not 
a cost efficient design approach. 
 
V.  CONCLUSIONS 
 
This paper has highlighted the influence ISI and clock jitter 
in CTDSMs. Based on this, it was proposed to combine the use 
of an RTZ and FIR DAC to have inherent ISI immunity and 
reduced cock jitter sensitivity. The derived loop filter 
coefficients and mathematical assumptions where validated 
though MATLAB® simulations, showing that the proposed 
approach and architecture can simultaneously meet linearity 
and clock jitter specifications for IoT radio receiver 
applications  
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